I. INTRODUCTION

I
NTERCONNECT related problems, emerging from technology scaling and the integration limitations of systems-onchip (SoC), originate from the functional diversity demanded by the electronics market. These issues have triggered a quest for nonconventional IC design paradigms, such as 3-D integration. For example, vertically stacked dies with through-silicon vias [1] , together with networks-on-chip (NoC) have been proposed as potent solutions to address these interconnect problems and the design complexity of SoC. Each of these design paradigms offers unique opportunities.
The major advantage of 3-D ICs is the considerable reduction in the length and number of global interconnects, resulting in an increase in the performance and decrease in the power consumption and area of wire limited circuits [2] , [3] . Another important advantage of 3-D ICs is that this paradigm enables the integration of CMOS circuits with disparate technologies which can be non-silicon or even electro-mechanical [4] . Despite the significant advantages of three-dimensional integration, important challenges remain such as crosstalk noise analysis and reduction, thermal mitigation, and interconnect modeling. NoC offers high flexibility and the regularity of a network structure, supporting simpler interconnect models and greater fault tolerance. The canonical interconnect backbone of the network combined with appropriate communication protocols enhance the flexibility of such systems [5] . NoC can include a variety of functional intellectual property (IP) blocks or processing elements (PE) such as processor and DSP cores, memory blocks, FPGA blocks, and dedicated hardware, serving a plethora of applications including image processing, personal devices, mobile handsets, etc [6] - [8] . Note that the terms IP block and PE are interchangeably used in this paper. The intra-PE delay, however, cannot be reduced by the network. Furthermore, the length of the communication channel is primarily determined by the area of the PE, which is typically unaffected by the network structure. By merging these two approaches, many of the individual limitations of 3-D ICs and NoC are circumvented, yielding a robust design paradigm with unprecented capabilities.
Research in 3-D NoC is only now emerging [9] - [11] . Addo-Quaye [10] recently presented an algorithm for the thermal-aware mapping and placement of 3-D NoC including regular mesh topologies. Li et al. [11] proposed a similar 3-D NoC topology employing a buss structure for communicating among PEs located on different physical planes. Targeting multi-processor systems, the proposed scheme in [11] considerably reduces cache latencies by utilizing the third dimension. Multidimensional interconnection networks have been studied under various constraints, such as constant bisection-width and pin-out constraints [12] . NoC differ from generic interconnection networks, however, in that NoC are not limited by the channel width or pin-out. Alternatively, physical constraints specific to 3-D NoC, such as the number of nodes that can be implemented in the third dimension and the asymmetry in the length of the channels of the network, have to be considered. In this paper, various possible topologies for 3-D NoC are presented. Additionally, analytic models for the zero-load latency and the power consumption with delay constraints of these networks that capture the effects of the topology on the performance of 3-D NoC are described. Optimum topologies are shown to exist that minimize the zero-load latency and power consumption of a network. These optimum topologies depend upon a number of parameters characterizing both the router and the communication channel, such as the number of ports of the router, the length of the communication channel, and the impedance characteristics of the interconnect. Various tradeoffs among these parameters that determine the minimum latency and power consumption topology for a network are investigated for different network sizes.
The paper is organized as follows. In Section II, various topological choices for 3-D NoC are reviewed. In Section III, an analytic model of the zero-load latency of traditional interconnection networks is adapted for each of the proposed 3-D NoC topologies, while the power consumption model of these network topologies is described in Section IV. In Section V, the proposed 3-D NoC topologies are compared in terms of the zero-load network latency and power consumption with delay constraints, and guidelines for the optimum design of performance driven or power driven NoC structures are provided. Finally, some conclusions are offered in Section VI.
II. 3-D NOC TOPOLOGIES
Various topologies for 3-D networks are presented and related terminology is introduced in this section. Mesh structures have been a popular network topology for conventional 2-D NoC [13] , [14] . A fundamental element of a mesh network is illustrated in Fig. 1(a) , where each processing element (PE) is connected to the network through a router. A PE can be integrated either on a single physical plane (2-D IC) or on several physical planes (3-D IC). Each router in a 2-D NoC is connected to a neighboring router in one of four directions. Consequently, each router has five ports. Alternatively, in a 3-D NoC, the router typically connects to two additional neighboring routers located on the adjacent physical planes. The architecture of the router is considered here to be a canonical router with input and output buffering [15] . The combination of a PE and router is called a network node. For a 2-D mesh network, the total number of nodes is , where is the number of nodes included in the th physical dimension.
Integration in the third dimension introduces a variety of topological choices for NoCs. For a 3-D NoC as shown in Fig. 1(b) , the total number of nodes is , where is the number of nodes in the third dimension. In this topology, each PE is on a single yet possibly different physical plane (2-D IC-3-D NoC). In other words, a PE can be implemented on only one of the physical planes of the system and, therefore, the 3-D system contains PEs on each one of the physical planes such that the total number of nodes is . This topology is discussed in [10] , [11] . A 3-D NoC topology is proposed in Fig. 1(c) , where the interconnect network is contained within one physical plane (i.e., ), while each PE is integrated in multiple planes, notated as (3-D IC-2-D NoC). Finally, a hybrid 3-D NoC based on the two previous topologies is proposed in Fig. 1(d) . In such an NoC, both the interconnect network and the PEs can span more than one physical plane of the stack (3-D IC-3-D NoC). In the following section, latency expressions for each of the NoC topologies are described, assuming a zero-load model.
III. ZERO-LOAD LATENCY FOR 3-D NOC
In this section, analytic models of the zero-load latency of each of the 3-D NoC topologies are described. The zero-load network latency is widely used as a performance metric in traditional interconnection networks [16] . The zero-load latency of a network is the latency where only one packet traverses the network. Although such a model does not consider contention among packets, the zero-load latency can be used to describe the effect of a topology on the performance of a network. The zero-load latency of an NoC with wormhole switching is [16] (1) where the first term represents the routing delay, is the propagation delay along the wires of the communication channel, which is also called a buss here for simplicity, and the third term is the serialization delay of the packet.
is the average number of routers that a packet traverses to reach the destination node, is the router delay, is the length of the packet in bits, and is the bandwidth of the communication channel defined as , where is the width of the channel in bits and is the inverse of the propagation delay of a bit along the longest communication channel.
Since the number of planes that can be stacked in a 3-D NoC is constrained by the target technology, is also constrained. Furthermore, , , and are not necessarily equal. The average number of hops in a 3-D NoC is (2) assuming dimension-order routing such that the minimum distance paths are used for the routing of packets between any source-destination node pair.
The number of hops in (2) can be divided into two components, the average number of hops within the two dimensions and , and the average number of hops within the third dimension
The delay of the router is the sum of the delay of the arbitration logic and the delay of the switch , which, in this paper, is considered to be implemented with a classic crossbar switch [16] (5)
The delay of the arbiter can be described from [17] ( 6) where is the number of ports of the router and is the delay of a minimum sized inverter for the target technology. Note that (6) exhibits a logarithmic dependence on the number of router ports. The length of the crossbar switch also depends upon the number of router ports and the width of the buss (7) where and are the width and spacing or, alternatively, the pitch of the interconnect, respectively, and is the width of the communication channel in bits. Consequently, the worst case delay of the crossbar switch is determined by the longest path within the switch, which is equal to (7) . The delay of the communication channel is (8) where and are the delay of the vertical and horizontal channels, respectively [see Fig. 1 
(b)]. Note that if
, (8) describes the propagation delay of a 2-D NoC. Substituting (5) and (8) into (1), the overall zero-load network latency for a 3-D NoC is (9) To characterize , , and , the models described in [18] are adopted, where repeaters implemented as simple inverters are inserted along the interconnect. According to these models, the propagation delay and rise time of a single interconnect stage for a step input, respectively, are (10) (11) where is the per unit length resistance (capacitance) of the interconnect and is the total length of the interconnect. The index is used to notate the various interconnect delays included in the network (i.e.,
. and denote the number and size of the repeaters, respectively, and and represent the gate and total input capacitance of a minimum sized device, respectively.
is the summation of the gate and drain capacitance of the device. and describe an equivalent output resistance of a minimum sized device for the propagation delay and transition time of a minimum sized inverter, respectively, where the output resistance is approximated as (12) denotes a fitting coefficient and is the drain current of an nMOS device at both and equal to . The value of these device parameters are listed in Table I . A 45-nm technology node is assumed and SPICE simulations of the predictive technology library are used to determine the individual parameters [19] , [20] .
To include the effect of the input slew rate on the total delay of an interconnect stage, (10) and (11) are further refined by including an additional coefficient as in [21] (13)
By substituting the subscript with , the corresponding value for a falling transition is obtained. The average value of and is used to determine the effect of the transition time on the interconnect delay. The overall interconnect delay can therefore be described as (14) where , , and are described in [22] and the index denotes the various interconnect structures such as the crossbar switch , the horizontal buss , and the vertical buss . For minimum delay, the size and number of repeaters are determined by setting the partial derivative of with respect to and , respectively, equal to zero and solving for and The expression in (14) only considers interconnects. An model is sufficiently accurate to characterize the delay of a crossbar switch since the length of the longest wire within the crossbar switch and the signal frequencies are such that inductive behavior is not prominent. For the buss lines, however, inductive behavior can appear. For this case, suitable expressions for the delay and repeater insertion characteristics can be adopted from [23] . For the target operating frequencies (1-2 GHz) and buss length ( 2 mm) considered in this paper, an interconnect model provides sufficient accuracy [24] . Additionally, for the vertical buss, and , meaning that no repeaters are inserted and minimum sized drivers are utilized. Repeaters are not necessary due to the short length of the vertical buss. Note that the proposed latency expression includes the effect of the input slew rate. Additionally, since a repeater insertion methodology for minimum latency is applied, any further reduction in latency is due to the network topology.
The is the area of the processing element. The area of all of the PEs and, consequently, the length of each horizontal channel are assumed to be equal. For those cases where the PE is implemented in multiple physical planes, a coefficient is included to consider the effect of the interplane vias on the reduction in the ideal wirelength due to utilization of the third dimension. The value of this coefficient (1.12) is based on the layout of a crossbar switch designed with the FDSOI 3-D technology from MIT Lincoln Laboratory (MITLL) [25] . The same coefficient is also assumed for the design of the PEs on more than one physical plane. In the following section, expressions for the power consumption of a network with delay constraints are presented.
IV. POWER CONSUMPTION IN 3-D NOC
Power dissipation is a critical issue in 3-D circuits. Although the total power consumption of 3-D systems is expected to be lower than that of mainstream 2-D circuits (since the global interconnects are shorter [26] ), the increased power density is a challenging issue for this novel design paradigm. Therefore, those 3-D NoC topologies that offer low power characteristics should be of significant interest.
The different power consumption components for interconnects with repeaters are briefly discussed in this section. Due to specified performance characteristics, a low power design methodology with delay constraints for the interconnect in an NoC is adopted from [22] . An expression for the total power consumption per bit of a packet transferred between a source destination node pair is used as the basis for characterizing the power consumption of an NoC for the proposed topologies.
The power consumption components of an interconnect line with repeaters are as follows.
1) Dynamic power consumption is the dissipated power due to the charge and discharge of the interconnect and input gate capacitance during a signal transition, and can be described by (19) where is the clock frequency and is the switching factor [27] . A value of 0.15 is assumed here; however, for NoC, the switching factor can vary considerably. This variation, however, does not affect the power comparison for the various topologies as the same switching factor is incorporated in each term for the total power consumed per bit of the network (the absolute value of the power consumption, however, changes). 2) Short-circuit power is due to the DC current path that exists in a CMOS circuit during a signal transition when the input signal voltage changes between and . The power consumption due to this current is described as short-circuit power and is modeled in [28] by (20) where is the average drain current of the nMOS and pMOS devices operating in the saturation region and the value of the coefficients and are described in [29] . Due to resistive shielding of the interconnect capacitance, an effective capacitance is used in (20) rather than the total interconnect capacitance. This effective capacitance is determined from the methodology described in [30] , [31] .
3) Leakage power is comprised of two power components, the subthreshold and gate leakage currents. The subthreshold power consumption is due to current flowing in the cut-off region (below threshold), causing current to flow. The gate leakage component is due to current flowing through the gate oxide, denoted as . The total leakage power can be described as (21) where the average subthreshold and gate leakage current of the nMOS and pMOS transistors is used in (21) . The total power consumption with delay constraint for a single line of a crossbar switch , horizontal buss , and vertical buss is, respectively,
The power consumption of the arbitration logic does not appear in (22)- (24), since most of the power is consumed by the crossbar switch and the buss interconnect, as discussed in [32] . Note that for a crossbar switch, the additional delay of the arbitration logic poses a stricter delay constraint on the power consumption of the switch. The minimum power consumption with delay constraints is determined by the methodology described in [22] , which is used to determine the optimum size and number of repeaters for a single interconnect line. Consequently, the minimum power consumption per bit between a source destination node pair in an NoC with a delay constraint is (25) Note that the proposed power expression includes all of the power consumption components in the network, not only the dynamic power consumption typically considered. The effect of resistive shielding is also considered in determining the effective interconnect capacitance. Furthermore, since the repeater insertion methodology in [22] minimizes the power consumed by the repeater system, any additional decrease in power consumption is only due to the network topology. In the following section, the 3-D NoC topologies that exhibit the maximum performance and minimum power consumption with delay constraints are presented. Tradeoffs in determining these topologies are discussed and the impact of the network parameters on the resulting optimum topologies are evaluated for various network sizes.
V. COMPARISON OF 3-D NOC TOPOLOGIES
Several network parameters characterizing the topology of a network can significantly affect performance and power consumption. The evaluation of these network parameters is discussed in Section V-A. The improvement in network performance achieved by the proposed 3-D NoC topologies is presented in Section V-B. The distribution of nodes that provides the maximum performance is also discussed. The power consumption with delay constraints of a 3-D NoC and the topologies that yield the minimum power consumption of a 3-D NoC are presented in Section V-C. 
A. 3-D NoC Parameters
The physical layer of a 3-D NoC consists of different interconnect structures, such as the crossbar switch, the horizontal buss connecting neighboring nodes on the same physical plane, and the vertical buss connecting nodes on different, not necessarily adjacent, physical planes. The device parameters characterizing the receiver, driver, and repeaters are considered to be common to all of these interconnect structures and are listed in Table I . The interconnect parameters reported in Table II , however, are different for each type of interconnect within a network.
A typical interconnect structure is shown in Fig. 2 , where three parallel metal lines are sandwiched between two ground planes. Such an interconnect structure is considered for the crossbar switch (at the network nodes) where the intermediate metal layers are assumed here to be utilized. The horizontal buss is implemented on the global metal layers and, therefore, only the lower ground plane is present in this structure for a 2-D NoC. For a 3-D NoC, however, the substrate (back-to-front plane bonding) or a global metal layer of an upper plane (front-to-front plane bonding) behaves as a second ground plane. To incorporate this additional ground plane, the horizontal buss capacitance is multiplied by the appropriate coefficient . A second ground plane decreases the coupling capacitance to an adjacent line, while the line-to-ground capacitance increases; hence, the total capacitance changes slightly as indicated by . The vertical buss is different from the other structures in that this buss is implemented by the through silicon vias. These interplane vias can have significantly different impedance characteristics as compared to traditional horizontal interconnect structures, as discussed in [33] and TABLE III  NETWORK PARAMETERS also verified by extracted impedance parameters. The electrical interconnect parameters are extracted using a commercial impedance extraction tool [34] , while the physical parameters are extrapolated from the predictive technology library [19] and the 3-D integration technology developed by MITLL for a 45 nm technology node [20] . The physical and electrical interconnect parameters are listed in Table II . For each of the interconnect structures, a buss width of 64 bits is assumed, while the packet size is assumed to be . In addition, and are constrained by the maximum number of physical planes that can be vertically stacked. A maximum eight planes is assumed here. The constraints that apply for each of the 3-D NoC topologies shown in Fig. 1 are
A small set of parameters is used as variables to explore the performance and power consumption of the proposed 3-D NoC. This set includes the network size or, equivalently, the number of nodes within the network , the area of each processing element , which is directly related to the buss length as described in (18) , and the maximum allowed interconnect delay when evaluating the minimum power consumption with delay constraints. The range of values for these variables is listed in Table III . Depending upon the network size, NoC are roughly divided in this paper as small ( to 64 nodes), medium ( to 256 nodes), and large ( to 2048 nodes) networks. For multi-processor SoC networks, sizes of up to are expected to be feasible in the near future [11] , [35] , whereas for NoC with a finer granularity, where the PEs each correspond to hardware blocks of approximately 100 K gates, network sizes over a few thousands nodes are predicted at the 45 nm technology node [36] . Note that this classification of the networks is not strict and is only intended to facilitate the discussion in the following sections.
B. Performance Tradeoffs for 3-D NoC
The performance enhancements that can be achieved in NoC by utilizing the third dimension are investigated in this subsection. Each of the proposed 3-D topologies decreases the zero-latency of the network by reducing different delay components, as described in (9) . In addition, the distribution of network nodes in each physical dimension that yields the minimum zero-load latency is shown to significantly change with the network and interconnect parameters.
1) 2-D IC-3-D NoC:
Utilizing the third dimension to implement an NoC directly results in a decrease in the average number of hops for packet switching. The average number of hops on the same plane (the intraplane hops) and the average number of hops in the third dimension (the interplane hops) are also reduced. Interestingly, the distribution of nodes , , and that yields the minimum total number of hops is not always the same as that distribution that minimizes the number of intraplane hops. This situation occurs particularly for small and medium networks, while for large networks, the distribution of , , and which minimizes the also minimizes . In a 3-D NoC, the number of router ports increases from five to seven, increasing, in turn, both the switch and arbiter delays. Furthermore, a short vertical buss generally exhibits a lower delay than that of a relatively long horizontal buss.
The node distribution that produces the lowest latency varies with network size. For example, is not necessarily the optimum for small and medium networks, although by increasing , more hops occur through the short, low latency vertical channel. This result can be explained by considering the reduction in the number of hops that originate from utilizing the third dimension for packet switching. For small and medium networks, the decrease in the number of hops is small and cannot compensate the increase in the routing delay due to the increase in the number of ports of a router in a 3-D NoC. As the horizontal buss length becomes longer, however, (e.g., approaching 2 mm),
, and a slight decrease in the number of hops significantly decreases the overall delay, despite the increase in the routing delay for a 3-D NoC. As an example, consider a network with and mm . The minimum latency node distribution is and (identical to a 2-D IC-2-D NoC as shown in Fig. 3) , while for mm , and . The optimum node distribution can also be affected by the delay of the vertical channel. The repeater insertion methodology for minimum delay as described in Section III can significantly reduce the delay of the horizontal buss by inserting large sized repeaters (i.e., ). In this case, the delay of the vertical buss becomes comparable to that of the horizontal buss with repeaters. Consider a network with nodes. Two different node distributions yield the minimum average number of hops, specifically, , , and , and , , and . The first of the two distributions also results in the minimum number of intraplane , thereby reducing the latency component for the horizontal buss described in (9) . Simulation results, however, indicate that this distribution is not the minimum latency node distribution, as the delay due to the vertical channel is non-negligible. For this reason, the latter distribution with is preferable, since a smaller number of occurs, resulting in the minimum network latency.
2) 3-D IC-2-D NoC:
For this type of 3-D network, the PEs are allowed to span multiple physical planes while the network effectively remains 2-D (i.e., ). Consequently, the network latency is only reduced by decreasing the length of the horizontal buss, as described in (18) . The routing delay component remains constant with such a 3-D topology. Decreasing the horizontal buss length by using multiple physical planes lowers both the communication channel delay and the serialization delay; therefore, the optimum value for , regardless of the network size and buss length.
In Fig. 4(a) and (b), the improvement in the network latency over a 2-D IC-2-D NoC for various network sizes and for different PE areas (i.e., different horizontal buss length) is illustrated for the 2-D IC-3-D NoC and 3-D IC-2-D NoC topologies, respectively. Note that for the 2-D IC-3-D NoC topology, the improvement in delay is smaller for PEs with larger area or, equivalently, with longer buss lengths independent of the network size. For longer buss lengths, the buss latency comprises a larger portion of the total network latency. Since for a 2-D IC-3-D NoC only the hop count is reduced, the improvement in latency is lower for longer buss lengths. Alternatively, the improvement in latency is greater for PEs with larger areas independent of the network size for 3-D IC-2-D NoC. This situation is due to the significant reduction in PE area (or buss length) that is achieved with this topology. Consequently, there is a tradeoff in the latency of a NoC that depends both on the network size and the area of the PEs. In Fig. 4(a) , the improvement is not significant for small networks (all of the curves converge approximately to zero) in 2-D IC-3-D NoC while this situation does not occur for 3-D IC-2-D NoC. This behavior is due to the increase in the delay of the network router as the number of ports increases from five to seven for 2-D IC-3-D NoC, which is a considerable portion of the network latency for small networks.
Note that for 3-D IC-2-D NoC, the network essentially remains two dimensional and therefore the delay of the router for this topology does not increase. To achieve the minimum delay, a 3-D NoC topology that exploits these tradeoffs is proposed in the following subsection. delay and, therefore, the latency can be primarily reduced by decreasing the average number of hops. For small networks, the buss delay is large and the latency savings is typically achieved by reducing the buss length . For medium networks, though, the optimum topology is obtained by dividing between and such that (26c) is satisfied. This distribution of and as a function of the network size and buss length is illustrated in Fig. 5 .
Note the shift in the value of and as the PE area or, equivalently, the buss length increases. For long busses, the delay of the communication channel becomes dominant and therefore the fewer number of hops for medium sized networks cannot significantly decrease the total delay. Alternatively, further decreasing the buss length by implementing the PEs in a greater number of physical planes leads to a larger savings in delay.
The suggested optimum topologies for various network sizes (namely, small, medium, and large networks) also depend upon the interconnect parameters of the network. Consequently, a change regarding the optimum topologies for different network sizes can occur when different interconnect parameters are considered. Despite the sensitivity of the topologies to the interconnect parameters, the tradeoff between the number of hops and the buss length for various 3-D topologies (see Figs. 4 and 5) can be exploited to improve the performance of an NoC. In the following subsection, the topology that yields the minimum power consumption with delay constraints is described. The distribution of nodes for that topology is also discussed.
C. Power Consumption in 3-D NoC
The various power consumption components for the interconnect within an NoC are analyzed in Section IV. The methodology presented in [22] is applied here to minimize the power consumption of these interconnects while satisfying the specified operating frequency of the network. Since a power minimization methodology is applied to the buss lines, the power consumption of the network can only be further reduced by the choice of network topology. Additionally, the power consumption also depends upon the target operating frequency, as discussed later in this section.
As with the zero-load latency, each topology affects the power consumption of the network in a different way. From (25), the power consumption can be reduced by either decreasing the number of hops for the packet or by decreasing the buss length. Note that by reducing the buss length, the interconnect capacitance is not only reduced but also the number and size of the repeaters required to drive the lines are decreased, resulting in a greater power savings. The effect of each of the proposed topologies on the power consumption of an NoC is investigated in this subsection.
1) 2-D IC-3-D NoC:
Similar to the network latency, the power consumption is decreased in this topology by reducing the number of hops for packet switching. Again, the increase in the number of ports is significant; however, the impact from this increase is not as important as that on the latency of the network. A 3-D network, therefore, can reduce power even in small networks. The power savings achieved with this topology is greater in larger networks. This situation occurs because the reduction in the average number of hops for a 3-D network increases for larger network sizes.
2) 3-D IC-2-D NoC:
With this topology, the number of hops in the network is the same as for a 2-D network. The horizontal buss length, however, is shorter by implementing the PEs in more than one physical plane. The greater the number of physical planes that can be integrated in a 3-D system, the larger the power savings, meaning that the optimum value for with this topology is always regardless of the network size and operating frequency. The achieved savings is practically limited by the number of physical planes that can be integrated in a 3-D technology. For this type of NoC, the maximum performance topology is identical to the minimum power consumption topology, as the key element of both objectives originates solely from the shorter buss length.
3) 3-D IC-3-D NoC:
Allowing the available physical planes to be utilized either for the third dimension of the network or for the PEs, the 3-D IC-3-D NoC scheme achieves the greatest savings in power in addition to the minimum delay, as discussed in the previous subsection. The distribution of nodes along the physical dimensions, however, that produces either the minimum latency or the minimum power consumption for every network size is not necessarily the same. This non-equivalence ) are required to produce the minimum power consumption topology.
Note that this work emphasizes the latency and power consumption of a network, neglecting the performance requirements of the individual PEs. If the performance of the individual PEs is important, only one 3-D topology may be available; however, even with this constraint, a significant savings in latency and power can be achieved since in almost every case the network latency and power consumption can be decreased as compared to a 2-D IC-2-D NoC topology. Furthermore, as previously mentioned, if the available topology is the 2-D IC-3-D NoC, setting equal to is not necessarily the optimum choice.
The proposed zero-load network latency and power consumption expressions capture the effect of the topology; yet these models do not incorporate the effect of the routing scheme and traffic load. The effect of the third dimension on the NoC topologies is accurately characterized by the proposed models. Alternatively, these models can be perceived as lower bounds both for the latency and the power consumption of the network. Since minimum distance paths and no contention are implicitly assumed in the proposed expressions, non-minimal path routing schemes and heavy traffic loads will result in increasing both the latency and power consumption of the network. Finally, the latency and power consumption of the different interconnect structures of the network, which are shown to be significant, are accurately described by the proposed expressions and do not change under any routing conditions and/or traffic load.
VI. CONCLUSION
3-D NoC are a natural evolution of 2-D NoC, exhibiting superior performance. Several novel 3-D NoC topologies are presented. The zero-load latency of the network is modeled for each of these topologies. Expressions for the power consumption per bit with delay constraints are also provided. The minimum latency and power consumption can be achieved by reducing both the number of hops per packet and the length of the communication channels. The 3-D IC-3-D NoC topology provides the optimum choice in terms of minimizing the zero-load network latency, as with this topology both the delay and power consumption components can be efficiently reduced. For the case where the impedance characteristics of the buss and crossbar switch within the network are of similar magnitude, the 2-D IC-3-D NoC offers the minimum latency and power consumption, while for large networks, the impedance of the buss determines the delay and power characteristics of the network and, therefore, a 3-D IC-2-D NoC topology yields the best results. For medium sized networks, a 3-D IC-3-D NoC topology is preferable, since in these network sizes both the number of hops and the length of the buss can be decreased to produce the minimum zero-load latency and power consumption.
